Research

Publication (Journal publications)

An FPGA‐Based Architecture for the Versatile Video Coding Multiple Transform Selection Core

Garrido González, Matías; Pescador del Oso, Fernando; Chavarrías Lapastora, Miguel; Lobo Perea, Pedro José; Sanz Álvaro, César; Paz, Pedro
Abstract:
Versatile video coding (VVC) will be released by 2020, and it is expected to be the nextgeneration video coding standard. One of its enhancements is multiple transform selection (MTS) for core transform. MTS uses three different types of 2D discrete sine/cosine transforms (DCT–II, DCT–VIII and DST–VII) and up to 64 × 64 transform unit sizes. With this schema, significant enhancements of the compression ratio are obtained at the expense of more computational complexity on both encoders and decoders. In this paper, a deeply pipelined high-performance architecture is proposed that implements the three transforms for sizes from 4×4 to 64×64 according to working draft 4 of the standard. The design has been described in very high-speed integrated circuit hardware description language (VHDL), and it has been prototyped in a system on a programmable chip (SoPC). It is able to process up to 64 fps@3840 × 2.160 for 4 × 4 transform sizes. To the best of our knowledge, this is the first implementation of an architecture for VVC MTS supporting the 64 × 64 size.
Research areas:
Year:
2020
Type of Publication:
Journal publications
Journal:
IEEE Access
Volume:
8
Pages:
81887 ‐ 81903
Month:
Abril
ISSN:
2169-‐3
DOI:
10.1109/ACCESS.2020.2991299
Hits: 2608