Investigación

Publicación (Artículos en revistas científicas)

A High Performance FPGA-Based Architecture for the Future Video Coding Adaptive Multiple Core Transform

Garrido González, Matías; Pescador del Oso, Fernando; Chavarrías Lapastora, Miguel; Lobo Perea, Pedro José; Sanz Álvaro, César
Resumen:
Future video coding (FVC) will be the next generation video coding standard. Yet in the first stages of the standardization process, it is expected to replace high efficiency video coding beyond 2020. One of the enhancements in discussion is the adaptive multiple core transform, which uses five different types of 2-D discrete sine/cosine transforms (DCT-II, DCT-V, DCT-VIII, DST-I, and DST-VII) and up to 64 x 64 transform unit sizes. This schema, increases the computational complexity of both, encoder and decoder. In this paper, a deeply pipelined high performance architecture to implement the five transforms for 4 x 4, 8 x 8, 16 x 16, and 32 x 32 sizes is proposed. The design has been described in VHDL and it has been synthesized for different Field-programmable gate array chips, being able to process up 182 fps@3840 x 2160 for 4 x 4 transform sizes. Up the best of our knowledge, this is the first implementation of an architecture for the FVC Adaptive Multiple Core Transform supporting 4 x 4, 8 x 8, 16 x 16, and 32 x 32 sizes.
Áreas de investigación:
Año:
2018
Tipo de publicación:
Artículos en revistas científicas
Palabras clave:
Adaptive multiple core transform- field programmable gate array- future video coding- hardware architecture- pipeline
Revista:
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
Volumen:
64
Número:
1
Páginas:
53-60
Mes:
February
ISSN:
0098-3063
DOI:
10.1109/TCE.2018.2812459
Hits: 3370